|
|
|
|
|
|
|
|
| ( 1 of 1 ) |
| United States Patent | 5,938,764 |
| Klein | August 17, 1999 |
| **Please see images for: ( Reexamination Certificate ) ** |
A computer system and method is described for improved storage of computer system configuration information. A ROM module includes both a BIOS ROM portion and a configuration ROM portion. The configuration ROM includes a backup copy of the system configuration parameters stored in a battery-powered configuration CMOS RAM. If the configuration CMOS RAM fails to provide valid configuration data, the contents of the configuration ROM are used to configure the computer system. If the contents of the configuration ROM are also invalid, default configuration values are provided by the BIOS ROM. User modification of the default values may be effected through a setup utility program, and the configuration ROM then programmed accordingly.
| Inventors: | Klein; Dean A. (Eagle, ID) |
|---|---|
| Assignee: |
Micron Electronics, Inc.
(Nampa,
ID)
|
| Family ID: | 24956948 |
| Appl. No.: | 08/735,729 |
| Filed: | October 23, 1996 |
| Current U.S. Class: | 713/1; 714/E11.099; 714/E11.133; 714/E11.15 |
| Current CPC Class: | G06F 9/4411 (20130101); G06F 11/1417 (20130101); G06F 11/1666 (20130101); G06F 11/2289 (20130101); G06F 11/20 (20130101) |
| Current International Class: | G06F 11/14 (20060101); G06F 11/20 (20060101); G06F 11/22 (20060101); G06F 9/445 (20060101); G06F 009/06 () |
| Field of Search: | ;395/651,652,653 ;713/1,2,3 |
| 5269022 | December 1993 | Shinjo et al. |
| 5307497 | April 1994 | Feigenbaum et al. |
| 5327531 | July 1994 | Bealkowski et al. |
| 5388267 | February 1995 | Chan et al. |
| 5657448 | August 1997 | Wadsworth et al. |
| 5664194 | September 1997 | Paulsen |
Compaq Computer Corporation; Phoenix Technologies Ltd.; and Intel Corporation "Plug and Play BIOS Specification, Version 1.0A" 56pp, May 5, 1994. . Intel Corporation; Microsoft Corporation "Plug and Play ISA Specification, Version 1.0a" 66pp, May 5, 1994. . Shanley, Tom/Anderson, Don, Chap. VII, "The Power-Up Sequence," pp. 113-117; Chap. XV, "ROM Memory," pp. 315-332; Chap. XXI, "RTC and Configuration RAM," pp. 441-447, ISA System Architecture, 3.sup.rd Edition, Addison-Wesley Publishing Co., U.S., 1995.. |
|
|